## **EUROPEAN PATENT OFFICE**

## Patent Abstracts of Japan

PUBLICATION NUMBER

62097416

**PUBLICATION DATE** 

06-05-87

**APPLICATION DATE** 

23-10-85

**APPLICATION NUMBER** 

60238213

APPLICANT: FUJITSULTD;

INVENTOR: ITO MASAYO;

INT.CL.

: H03H 7/34 H01G 4/34

TITLE

CONSTITUTING METHOD FOR CHIP

TYPE DELAY ELEMENT

ABSTRACT: PURPOSE: To facilitate the adjustment of delay time by forming opposingly a wide part formed by connecting a chip type delay element to a coil pattern and an electrode pattern connected to a rear electrode of a board at a prescribed interval and trimming the said patterns.

> CONSTITUTION: The coil pattern 5 made of a conductor such as copper and connected to the wide part 51 is formed on a board 4 made of a dielectric such as ceramic. Then the electrode pattern 6 connected to an earth pattern 3 made of a conductor such as copper is formed opposingly to the wide part 51 at a prescribed interval. In adjusting the delay time by the adjustment of capacitance, any opposed pattern (in figure, the electrode pattern) is subject to trimming 7 by using a laser or the like. Furthermore, it is desirable to narrower the gap between the wide part 51 and the electrode pattern 6 more than the design value.

COPYRIGHT: (C)1987,JPO&Japio